

1/4




FIG. 1

200

CYCLE	TRANSLATE	REGISTER	ADDRESS
1	INST_1	---	---
2	INST_2	MIC_1.1	---
3	INST_3	MIC_2.1, MEP_2	MIC_1.1
4	---	MIC_2.2	MIC_2.1
5	---	MIC_2.3	MIC_2.2
6	---	***	MIC2.3
7	---	MIC_2.4	***
8	---	MIC_2.5	MIC_2.4
9	---	MIC_3.1	MIC_2.5
10	---	---	MIC_3.1

ROM ACCESS DELAY

FIG. 2




FIG. 3





FIG. 4



500

CYCLE	TRANSLATE	REGISTER	ADDRESS
1	INST_1	---	---
2	INST_2	MIC_1.1	---
3	INST_3	MIC_2.1, MEP_2	MIC_1.1
4	---	MIC_2.2	MIC_2.1
5	---	MIC_2.3	MIC_2.2
6	---	MIC_2.4	MIC2.3
7	---	MIC_2.5	MIC_2.4
8	---	MIC_3.1	MIC_2.5
9	---	---	MIC_3.1

ROM ACCESS DELAY

FIG. 5